Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient.
In: Analog Integrated Circuits & Signal Processing, Jg. 111 (2022-05-01), Heft 2, S. 201-214
Online
academicJournal
Zugriff:
Titel: |
Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient.
|
---|---|
Autor/in / Beteiligte Person: | Thanachayanont, Apinunt |
Link: | |
Zeitschrift: | Analog Integrated Circuits & Signal Processing, Jg. 111 (2022-05-01), Heft 2, S. 201-214 |
Veröffentlichung: | 2022 |
Medientyp: | academicJournal |
ISSN: | 0925-1030 (print) |
DOI: | 10.1007/s10470-022-02023-0 |
Sonstiges: |
|