A 15-Bit 85 MS/s Hybrid Flash-SAR ADC in 90-nm CMOS.

A 15-bit, 85 MS/s hybrid flash-SAR ADC is presented. The proposed design combines modified tri-level switching technique with split capacitor technique to improve the power efficiency and sampling rate of the SAR block. The sampling switch was designed to achieve reduced settling time for DAC. Modified encoder block was used in flash ADC block and PMOS resistive ladder was used for better matching and linearity. To overcome high-frequency noise jitters in resistive ladder, parallel capacitors were added which act as low-pass filter. At 85 MS/s device consumes 650 uW and achieved an SNDR of 74.3 dB, ENOB of 12.06 with SFDR of 89 dBc. The proposed ADC is implemented in 1P-9M low K 90-nm CMOS process technology and occupies a chip area of 720 um ×  195 um. [ABSTRACT FROM AUTHOR]