A 7-GHz CMOS Bidirectional Variable Gain Amplifier With Low Gain and Phase Imbalances.
In: IEEE Transactions on Circuits & Systems. Part I: Regular Papers, Jg. 65 (2018-09-01), Heft 9, S. 2669-2678
Online
serialPeriodical
Zugriff:
This paper presents a bidirectional variable gain amplifier (BVGA) with a low imbalance between amplification directions in 65-nm CMOS process. The BVGA is composed of two symmetric bidirectional amplifiers (BA) and a distributed attenuator (DA) for a low directional imbalance. The amplification direction is changed by the switching supply and ground voltages of a common gate amplifier in the BA. Switchable matching networks are designed with self-switching n-channel CMOS (NMOS) transistors in order to eliminate two single-pole-double-throw switches. The BVGA gain is controlled by the gate bias voltage of three NMOS varistors in the DA. Shunt inductors under the NMOS varistors are used to minimize the phase imbalance owing to the DA attenuation. The total chip size is $1848\times 628\,\,\mu \text{m}^{2}$ including pads. The gains of the BVGA are 2.3–11.5 dB and return loss is <−6 dB at 7 GHz. The 3-dB bandwidth of the BVGA is 2 GHz that is from 6 to 8 GHz. The measured output 1-dB power compression point and minimum noise figure are 4.6 dBm and 6.7 dB. The measured gain and phase directional imbalances are <0.1 dB and <4° in the C-band. The power consumption of the BVGA is 72.5 mW. [ABSTRACT FROM AUTHOR]
Copyright of IEEE Transactions on Circuits & Systems. Part I: Regular Papers is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Titel: |
A 7-GHz CMOS Bidirectional Variable Gain Amplifier With Low Gain and Phase Imbalances.
|
---|---|
Autor/in / Beteiligte Person: | Suh, Bosung ; Kim, Doojung ; Min, Byung-Wook |
Link: | |
Zeitschrift: | IEEE Transactions on Circuits & Systems. Part I: Regular Papers, Jg. 65 (2018-09-01), Heft 9, S. 2669-2678 |
Veröffentlichung: | 2018 |
Medientyp: | serialPeriodical |
ISSN: | 1549-8328 (print) |
DOI: | 10.1109/TCSI.2018.2801942 |
Schlagwort: |
|
Sonstiges: |
|