Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si CMOS Logic Circuit Performance in N-14 to N-7 Scaled Technologies.

We have studied the impact of thermal contact resistance (TCR) (R th ) and within-chip ambient temperature (T A ) on the device self-heating effect (SHE) and its effect on transient and steady-state performance of Si 3-Fin FinFET-based CMOS inverter (from N-14 to N-7 technologies) using coupled hydrodynamic-thermodynamic (HD-TH) mixed-mode simulations. The effect of the load capacitance (C L ) on device lattice temperature (T L ) and its impact on propagation delay (t pd ) of the targeted CMOS inverter circuit are analyzed. The impact of technology scaling on SHE of inverter and its effect on circuit performance is also studied. We investigated the SHE in the 3-Fin FinFET-based ring oscillator (RO) and estimated the stage delay and frequency of oscillations. Our simulation results revealed that within-chip T A and R th of gate, source, and drain (R th,GSD ,) have significant effect on the logic circuit performance in terms of degradation of noise margin (NM), inverter gain (|g max |), and increase in t pd due to SHE from N-14 to N-7 technologies. [ABSTRACT FROM AUTHOR]

Copyright of IEEE Transactions on Electron Devices is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)