An analogue test technique for massively parallel integrated circuits and systems: An approach to neural networks circuits testing. (English)
In: Annals of Telecommunications, Jg. 48 (1993-11-01), Heft 11/12, S. 537-545
Online
academicJournal
Zugriff:
The increase in integration density and in complexity of moderns integrated circuits and systems revealed the necessity to consider the testability problem at the design level of circuits. One of the most active research areas in circuits design, over the past decade, has been the implementation of neural networks as electronic VLSI chips. Especially, the implementation of artificial neural networks (ANN) as CMOS integrated circuits shows several attractive features. Recent studies point out that classification is their most successful application field, and thus large networks will be required. Unfortunately, very few papers analyse the testability of electronic implementation of artificial neural networks. A large number of artificial neural networks models deal with binary output neurones. This paper presents and discuss a global current measurement based pseudo-analogue technique for digital-output electronic neural networks testing. Two approaches have been presented and their limitations have been discussed. Simulation results and a method validation test circuit have been presented. [ABSTRACT FROM AUTHOR]
LĽaccroissement de la densité dď intégration dďune part, et de la complexité des circuits et des systémes intégrés modernes dďautre part, ont révélé la necessity de prendre en compte les problémes de test au niveau même de la conception de ces derniers. Dans cet article, lľauteur propose une technique analogique de test des circuits et des systémes intégrés à sorties numériques massivement paralléles, basée sur une mesure du courant. Cette technique permet le test simultané dďun grand nombre de cellules dďun circuit intégré et de ce fait est attractive pour le test des réseaux neuronaux. Des résultats de simulation sont présentés. [ABSTRACT FROM AUTHOR]
Copyright of Annals of Telecommunications is the property of Springer Nature and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Titel: |
An analogue test technique for massively parallel integrated circuits and systems: An approach to neural networks circuits testing. (English)
|
---|---|
Autor/in / Beteiligte Person: | Madani, Kurosh |
Link: | |
Zeitschrift: | Annals of Telecommunications, Jg. 48 (1993-11-01), Heft 11/12, S. 537-545 |
Veröffentlichung: | 1993 |
Medientyp: | academicJournal |
ISSN: | 0003-4347 (print) |
DOI: | 10.1007/BF02995489 |
Sonstiges: |
|