Towards Nanoelectronics Processor Architectures.
In: Emerging Nanotechnologies; 2008, p339-372, 34p
Buch
Zugriff:
CMOS technology has moved beyond 80 nanometers in scale, and according to the International Technology Roadmap for Semiconductors (ITRS), is projected to reach beyond 22 nanometers in the next several years [1, 2]. At nanometer scale, CMOS devices start to meet the physical limits and further shrinking in the CMOS feature sizes is checkmated by the insurmountable barriers of quantum effects, leakage current and power consumption. [ABSTRACT FROM AUTHOR]
Copyright of Emerging Nanotechnologies is the property of Springer eBooks and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
Titel: |
Towards Nanoelectronics Processor Architectures.
|
---|---|
Autor/in / Beteiligte Person: | Agrawal, Vishwani ; Tehranipoor, Mohammad ; Rao, W. ; Orailoglu, A. ; Karri, R. |
Quelle: | Emerging Nanotechnologies; 2008, p339-372, 34p |
Veröffentlichung: | 2008 |
Medientyp: | Buch |
ISBN: | 978-0-387-74746-0 (print) |
DOI: | 10.1007/978-0-387-74747-7_13 |
Sonstiges: |
|