CMOS Implementation of Threshold Gates with Hysteresis
In: VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design ISBN: 9783642450723 VLSI-SoC (Selected Papers); (2013)
Online
unknown
Zugriff:
NULL Convention Logic (NCL) is one of the mainstream asynchronous logic design paradigms. NCL circuits use threshold gates with hysteresis. In this chapter, the transistor-level CMOS design of NCL gates is investigated, and various gate styles are introduced and compared to each other. In addition, a novel approach to design static NCL gates is introduced. The new approach is based on integrating each pair of pull-up and pull-down transistor networks into one composite transistor network. The new static gates are then compared to the original ones in terms of delay, area, and energy consumption. It will be shown that the new gate style is significantly faster with negligible area and energy overhead.
| Titel: |
CMOS Implementation of Threshold Gates with Hysteresis
|
|---|---|
| Autor/in / Beteiligte Person: | Smith, Scott C. ; Parsan, Farhad A. |
| Link: | |
| Quelle: | VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design ISBN: 9783642450723 VLSI-SoC (Selected Papers); (2013) |
| Veröffentlichung: | Springer Berlin Heidelberg, 2013 |
| Medientyp: | unknown |
| ISBN: | 978-3-642-45072-3 (print) |
| DOI: | 10.1007/978-3-642-45073-0_11 |
| Schlagwort: |
|
| Sonstiges: |
|