Self-tested self-synchronization circuit for mesochronous clocking
In: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Jg. 48 (2001), S. 129-140
Online
unknown
Zugriff:
In large-scale and high-speed systems, global synchronization has been commonly used to protect clocked I/O from data read failure caused by metastability. There are many drawbacks with global synchronization, which will approach its physical limit in the future as system clock frequency and system scale increase simultaneously. Mesochronous clocking overcomes these drawbacks, but without a proper delay or phase control, a metastability problem occurs. Self-tested self-synchronization (STSS) was proposed to solve this problem. In this paper, we describe two STSS methods, STSS-1 and STSS-2, implemented by two-phase input ports for parallel/serial data transfer. Measurements on a test chip for the two methods show that a data rate of 750 Mb/s is reached with 3.6-V power supply in 0.6-/spl mu/m CMOS. Comparison is made between STSS-1 and STSS-3.
Titel: |
Self-tested self-synchronization circuit for mesochronous clocking
|
---|---|
Autor/in / Beteiligte Person: | Svensson, Christer ; Mu, F. |
Link: | |
Zeitschrift: | IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Jg. 48 (2001), S. 129-140 |
Veröffentlichung: | Institute of Electrical and Electronics Engineers (IEEE), 2001 |
Medientyp: | unknown |
ISSN: | 1057-7130 (print) |
DOI: | 10.1109/82.917781 |
Schlagwort: |
|
Sonstiges: |
|