Comparative Study of CMOS and FinFET-Based SRAM Cell Using SVL Technique
In: Micro-Electronics and Telecommunication Engineering ISBN: 9789813346864; (2021)
Online
unknown
Zugriff:
The data stability issues in SRAM cells become more prominent with the decreasing of feature sizes in CMOS technology. The focus of memory manufacturers always remains on reducing power consumption and stability improvements of the SRAM cells. In this work, the critical parameters of FinFET and CMOS transistors based on SRAM cells are compared. This paper focuses on the simulation of 10T SRAM cell topologies design using sleep transistor, drowsy cache, and self-controllable voltage technique (SVL) techniques and their comparison. Among all these techniques, SVL shows the best results by consuming 4768 nw power for FinFET technology and 15.8383 n W power for CMOS technology. Evaluated results show 40%, 26%, and 10% improvement in HSNM, RSNM, and WSNM, respectively, and 80.93% reduction in leakage power. FinFET design SRAM cells result in higher RSNM, HSNM, and WSNM. For simulation, the HSPICE tool is used at 32 nm PTM CMOS and FinFET transistor with a supply voltage of 900 mV and 25 °C temperature.
Titel: |
Comparative Study of CMOS and FinFET-Based SRAM Cell Using SVL Technique
|
---|---|
Autor/in / Beteiligte Person: | Birla, Shilpi ; Sharma, Deepika |
Link: | |
Quelle: | Micro-Electronics and Telecommunication Engineering ISBN: 9789813346864; (2021) |
Veröffentlichung: | Springer Singapore, 2021 |
Medientyp: | unknown |
ISBN: | 978-981-334-686-4 (print) |
DOI: | 10.1007/978-981-33-4687-1_2 |
Schlagwort: |
|
Sonstiges: |
|