nMOS Transistor Location Adjustment for N-Hit Single-Event Transient Mitigation in 65-nm CMOS Bulk Technology
In: IEEE Transactions on Nuclear Science, Jg. 65 (2018), S. 418-425
Online
unknown
Zugriff:
Heavy-ion experiments demonstrated that reducing the distance between nMOS transistor and n-well can reduce N-hit (i.e., hit nMOS transistor) single-event transient (SET) pulsewidth. This principle can be applied for radiation-harden-by-design standard cell design without any area overhead. TCAD simulations indicated that the guard drain effect of the n-well and the enhanced restore current of pMOS transistor are responsible for the N-hit SET pulsewidth reduction.
Titel: |
nMOS Transistor Location Adjustment for N-Hit Single-Event Transient Mitigation in 65-nm CMOS Bulk Technology
|
---|---|
Autor/in / Beteiligte Person: | Zhenyu, Wu ; Chen, Shuming |
Link: | |
Zeitschrift: | IEEE Transactions on Nuclear Science, Jg. 65 (2018), S. 418-425 |
Veröffentlichung: | Institute of Electrical and Electronics Engineers (IEEE), 2018 |
Medientyp: | unknown |
ISSN: | 1558-1578 (print) ; 0018-9499 (print) |
DOI: | 10.1109/tns.2017.2783935 |
Schlagwort: |
|
Sonstiges: |
|