SOI CMOS Circuits
In: CMOS VLSI Engineering ISBN: 9781441950574; (1998)
Online
unknown
Zugriff:
In the previous chapter, SOI technology has been described. Due to the unique oxide isolation structure, SOI CMOS devices are latchup-free. In addition, parasitic capacitances are small. Better subthreshold characteristics and transconductance characteristics can be expected from SOI CMOS devices. Furthermore, reduced leakage currents and good radiation hardness are strong points of SOI CMOS devices. As shown in Fig. 3.1, due to the unique structure, device density of an SOI CMOS circuit can be enhanced substantially, as compared to the bulk CMOS circuit[1]. As shown in the figure, NMOS and PMOS SOI devices can be placed adjacent to each other. Therefore, in the future of the circuit design for VLSI, SOI is an important technology. In this chapter, SOI CMOS circuits are described.
Titel: |
SOI CMOS Circuits
|
---|---|
Autor/in / Beteiligte Person: | Su, Ker-Wei ; Kuo, James B. |
Link: | |
Quelle: | CMOS VLSI Engineering ISBN: 9781441950574; (1998) |
Veröffentlichung: | Springer US, 1998 |
Medientyp: | unknown |
ISBN: | 978-1-4419-5057-4 (print) |
DOI: | 10.1007/978-1-4757-2823-1_3 |
Schlagwort: |
|
Sonstiges: |
|