Using sacks to organize registers in VLIW machines
In: Parallel Processing: CONPAR 94 — VAPP VI ISBN: 9783540584308 CONPAR; (1994)
Online
unknown
Zugriff:
This paper analyses the register requirements of software pipelined inner loops. When the number of functional units and/or the number of stages of individual functional units is increased, the number of registers required may be prohibitive in chip area and cycle time. We characterize lifetime of values in pipelined loops with their loop register locality (LRL). Based on this characteristic, we propose a new organization of the register file in order not to affect cycle time and also reduce area, while increasing the number of registers. This can be useful to minimize the frequency of spill at a reasonable cost. The spill code can increase the minimum initiation interval and decrease loop performance. This new organization consists of a small high bandwidth multiported register file and a low bandwidth port-limited register file called sack. A mechanism to assign values to the sack is presented. We demonstrate the effectiveness of our approach by experimenting with a collection of loops from the Perfect Club benchmark suite. Experiments in order to find the optimal number of registers into the sack have been done. We also measured the effect of the spill code on loop performance.
Titel: |
Using sacks to organize registers in VLIW machines
|
---|---|
Autor/in / Beteiligte Person: | Ayguadé, Eduard ; Fortes, José A. B. ; Llosa, Josep ; Valero, Mateo |
Link: | |
Quelle: | Parallel Processing: CONPAR 94 — VAPP VI ISBN: 9783540584308 CONPAR; (1994) |
Veröffentlichung: | Springer Berlin Heidelberg, 1994 |
Medientyp: | unknown |
ISBN: | 978-3-540-58430-8 (print) |
DOI: | 10.1007/3-540-58430-7_55 |
Schlagwort: |
|
Sonstiges: |
|