Optimising nanometric CMOS logic cells for low-power, low-energy, and noise margin
In: International Journal of Electronics, Jg. 104 (2017-02-16), S. 1120-1131
Online
unknown
Zugriff:
In this paper, we present a multi-objective optimisation technique for transistor sizing in the variation-prone nanometric complementary metal-oxide semiconductor (CMOS) logic cells. To demonstrate the effectiveness of the technique, we have used the common figures-of-merit, such as power, energy, and static noise margin. By using examples of different logic cells, we have demonstrated how competing design goals can be tackled effectively. We show that concurrent improvements in multiple figures-of-merit are possible using the proposed method.
Titel: |
Optimising nanometric CMOS logic cells for low-power, low-energy, and noise margin
|
---|---|
Autor/in / Beteiligte Person: | Beg, Azam |
Link: | |
Zeitschrift: | International Journal of Electronics, Jg. 104 (2017-02-16), S. 1120-1131 |
Veröffentlichung: | Informa UK Limited, 2017 |
Medientyp: | unknown |
ISSN: | 1362-3060 (print) ; 0020-7217 (print) |
DOI: | 10.1080/00207217.2017.1285437 |
Schlagwort: |
|
Sonstiges: |
|