Modeling the Characteristics of SOI CMOS Nanotransistors with an Asymmetric Surrounding Gate
In: Russian Microelectronics, Jg. 49 (2020-09-01), S. 324-331
Online
unknown
Zugriff:
An approach to an end-to-end simulation of the electrophysical characteristics of lowly doped sub-25-nm SOI (silicon-on-insulator) CMOS transistors with an asymmetric surrounding gate composed of two sequentially connected materials with different work functions is considered. The approach consists of the consecutive calculation of the 3D potential distribution in the working region, calculation of the current–voltage characteristics, and calculation of the static and dynamic characteristics for a basic logic gate (an inverter). In the context of the discussed approach, the effect of the ratio between the lengths of the gate regions with different work functions on all the key characteristics of the devices (transistors and logic gates based on them) are analyzed. It is demonstrated that the logic gates can operate efficiently at a supply voltage of 0.8 V, which is a prerequisite for the creation of low-voltage circuit engineering.
Titel: |
Modeling the Characteristics of SOI CMOS Nanotransistors with an Asymmetric Surrounding Gate
|
---|---|
Autor/in / Beteiligte Person: | Masal’skii, N. V. |
Link: | |
Zeitschrift: | Russian Microelectronics, Jg. 49 (2020-09-01), S. 324-331 |
Veröffentlichung: | Pleiades Publishing Ltd, 2020 |
Medientyp: | unknown |
ISSN: | 1608-3415 (print) ; 1063-7397 (print) |
DOI: | 10.1134/s1063739720050066 |
Schlagwort: |
|
Sonstiges: |
|