Modeling and Understanding of External Latchup in CMOS Technologies—Part II: Minority Carrier Collection Efficiency
In: IEEE Transactions on Device and Materials Reliability, Jg. 11 (2011-09-01), S. 426-432
Online
unknown
Zugriff:
The n-wells of the parasitic p-n-p-n devices found in a CMOS layout will collect excess minority carriers from the chip substrate, potentially triggering latchup. This paper presents a model for the minority carrier collection efficiency of a given substrate current injector and collector pair; the model captures the effects of spacing, supply voltage, temperature, and current level. The model further describes the quantitative reduction in collection efficiency obtained by using guard rings. A good fit of the model to measurement results is observed in four different CMOS technologies.
Titel: |
Modeling and Understanding of External Latchup in CMOS Technologies—Part II: Minority Carrier Collection Efficiency
|
---|---|
Autor/in / Beteiligte Person: | Farbiz, Farzan ; Rosenbaum, Elyse |
Link: | |
Zeitschrift: | IEEE Transactions on Device and Materials Reliability, Jg. 11 (2011-09-01), S. 426-432 |
Veröffentlichung: | Institute of Electrical and Electronics Engineers (IEEE), 2011 |
Medientyp: | unknown |
ISSN: | 1530-4388 (print) |
DOI: | 10.1109/tdmr.2011.2159505 |
Schlagwort: |
|
Sonstiges: |
|