A 2.4 GHz 6.6 mA fully differential CMOS PLL frequency synthesiser
In: International Journal of Electronics, Jg. 96 (2009-10-01), S. 1039-1056
Online
unknown
Zugriff:
A 2.4 GHz 6.6 mA fully differential CMOS phase-locked loop (PLL) frequency synthesiser with an on-chip capacitance-calibrated loop filter is presented. The frequency synthesiser includes a differential-tuning voltage-control oscillator (VCO) and a fully differential charge-pump (CP) to reject the common-mode noise. A combination of analogue tuning and digital tuning techniques (4-bit binary weighted capacitor array) is utilised to extend the tuning range of the VCO. A novel topology and an optimisation strategy are utilised to reduce the power consumption of the frequency divider. The capacitance in the loop filter is on-chip calibrated so that the loop dynamic characteristics are accurately controlled despite the process variation. The frequency synthesiser has been implemented in UMC 0.18 μm CMOS. The measured results show that the VCO achieves a 29% tuning range, from 2.056 to 2.758 GHz. The phase noise of the frequency synthesiser is − 117.2 dBc/Hz at 1 MHz frequency offset from the 2.3 GHz carrier. ...
Titel: |
A 2.4 GHz 6.6 mA fully differential CMOS PLL frequency synthesiser
|
---|---|
Autor/in / Beteiligte Person: | Chen, Hongyi ; Rhee, Woogeun ; Zhang, Li ; Wang, Zhihua ; Chi, Baoyong |
Link: | |
Zeitschrift: | International Journal of Electronics, Jg. 96 (2009-10-01), S. 1039-1056 |
Veröffentlichung: | Informa UK Limited, 2009 |
Medientyp: | unknown |
ISSN: | 1362-3060 (print) ; 0020-7217 (print) |
DOI: | 10.1080/00207210902977830 |
Schlagwort: |
|
Sonstiges: |
|