A Wide-Range All-Digital Delay-Locked Loop for DDR1–DDR5 Applications
In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Jg. 29 (2021-10-01), S. 1720-1729
Online
unknown
Zugriff:
A high-speed wide-range all-digital delay-locked loop (ADDLL) suitable for double data rate (DDR1)–DDR5 applications is proposed. The proposed architecture combines the advantages of synchronous mirror delay and delay-locked loop (DLL), which can solve the dynamic tracking problem without requiring a long locking time. In addition, the operating range of the aforementioned architecture is extended through harmonic locking detection and autocalibration technologies. For verification, an experimental chip was fabricated using a 90-nm standard CMOS process with a 1-V power supply. The core area occupies 381 $\mu \text {m} \times 234\,\,\mu \text{m}$ . The measurement results indicate that the operating range of the proposed ADDLL was from 0.1 to 2.7 GHz, and the peak-to-peak period jitter was less than 5 ps. The output error was less than 1.9%, and the maximum quadrature phase error was 3.61°.
Titel: |
A Wide-Range All-Digital Delay-Locked Loop for DDR1–DDR5 Applications
|
---|---|
Autor/in / Beteiligte Person: | Chiu, Yu-Ting ; Tu, Yo-Hao ; Tsai, Chih-Wei ; Cheng, Kuo-Hsing |
Link: | |
Zeitschrift: | IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Jg. 29 (2021-10-01), S. 1720-1729 |
Veröffentlichung: | Institute of Electrical and Electronics Engineers (IEEE), 2021 |
Medientyp: | unknown |
ISSN: | 1557-9999 (print) ; 1063-8210 (print) |
DOI: | 10.1109/tvlsi.2021.3098171 |
Schlagwort: |
|
Sonstiges: |
|