Design and Implementation a 8 bits Pipeline Analog to Digital Converter in the Technology 0.6 \mu m CMOS Process
2008
Online
report
This paper describes a 8 bits, 20 Msamples/s pipeline analog-to-digital converter implemented in 0.6 \mu m CMOS technology with a total power dissipation of 75.47 mW. Circuit techniques used include a precise comparator, operational amplifier and clock management. A switched capacitor is used to sample and multiplying at each stage. Simulation a worst case DNL and INL of 0.75 LSB. The design operate at 5 V dc. The ADC achieves a SNDR of 44.86 dB. keywords : pipeline, switched capacitor, clock management
Comment: 5 pages, Conference in Paris
Titel: |
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in the Technology 0.6 \mu m CMOS Process
|
---|---|
Autor/in / Beteiligte Person: | Prasetyo, Eri ; Ginhac, Dominique ; Paindavoine, Michel |
Link: | |
Veröffentlichung: | 2008 |
Medientyp: | report |
Schlagwort: |
|
Sonstiges: |
|