Power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes
In: Integrated circuit and system design (power and timing modeling, optimization and simulation)Lecture notes in computer science; (2005) S. 456-465
Konferenz
- print, 8 ref
Zugriff:
Detailed analysis of CMOS gate behaviour shows that a gate load and input capacitance depends on number of their activated inputs and kind of applied signals i.e. steady state, edge. And in consequence it has an influence on power dissipation. So a reason of the gate switching can be called as the gate driving way. Based on the probability of the gate driving way and associated portion of dissipated energy more accurate model of power dissipation for CMOS gates and circuits is presented. Example of circuits synthesis show power reduction possibilities during design of two-level logic circuits based on information about primary input vector changes - a new circuit activity measure.
Titel: |
Power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes
|
---|---|
Autor/in / Beteiligte Person: | BRZOZOWSKI, Ireneusz ; KOS, Andrzej |
Link: | |
Quelle: | Integrated circuit and system design (power and timing modeling, optimization and simulation)Lecture notes in computer science; (2005) S. 456-465 |
Veröffentlichung: | Berlin: Springer, 2005 |
Medientyp: | Konferenz |
Umfang: | print, 8 ref |
ISSN: | 0302-9743 (print) |
Schlagwort: |
|
Sonstiges: |
|