Electrostatic discharge protection scheme without leakage current path for CMOS IC operating in power-down-mode condition on a system board
In: Microelectronics and reliability, Jg. 46 (2006), Heft 2-4, S. 301-310
academicJournal
- print, 14 ref
Zugriff:
A new design on the electrostatic discharge (ESD) protection scheme for CMOS IC operating in power-down-mode condition is proposed. By adding a VDD_ESD bus line and diodes, the new proposed ESD protection scheme can block the leakage current from I/O pin to VDD power line to avoid malfunction during power-down-mode operating condition. During normal circuit operating condition, the new proposed ESD protection schemes have no leakage path to interfere with the normal circuit functions. The whole-chip ESD protection design can be achieved by insertion of ESD clamp circuits between VSS power line and both VDD power line and VDD ESD bus line. Experimental results have verified that the human-body-model (HBM) ESD level of this new scheme can be greater than 7.5 kV in a 0.35-um silicided CMOS process. Furthermore, output-swing improvement circuit is proposed to achieve the full swing of output voltage level during normal circuit operating condition.
Titel: |
Electrostatic discharge protection scheme without leakage current path for CMOS IC operating in power-down-mode condition on a system board
|
---|---|
Autor/in / Beteiligte Person: | LIN, Kun-Hsien ; KER, Ming-Dou |
Link: | |
Zeitschrift: | Microelectronics and reliability, Jg. 46 (2006), Heft 2-4, S. 301-310 |
Veröffentlichung: | Oxford: Elsevier, 2006 |
Medientyp: | academicJournal |
Umfang: | print, 14 ref |
ISSN: | 0026-2714 (print) |
Schlagwort: |
|
Sonstiges: |
|