ALGA : Automated layout generator for analog CMOS circuits
In: International journal of electronics, Jg. 94 (2007), Heft 1-2, S. 81-97
academicJournal
- print, 1 p.1/4
Zugriff:
A computer-aided design (CAD) system called ALGA for an analog circuit layout is presented. The main contribution of this paper is to construct a weight graph that represents the topological connectivity of a given analog circuit. By using the weight graph, some efficient techniques can be designed to avoid devices mismatch and place all devices according to the device size constraints. Moreover, an algorithm is presented to perform the device placement step and propose an effective approach to reduce noise coupling in the routing step. A design method has been implemented in several Complementary Metal Oxide Semiconductor (CMOS) analog circuits. It is seen that the proposed system can generate good analog circuit design.
Titel: |
ALGA : Automated layout generator for analog CMOS circuits
|
---|---|
Autor/in / Beteiligte Person: | KAO, C.-C ; HSU, C.-C |
Link: | |
Zeitschrift: | International journal of electronics, Jg. 94 (2007), Heft 1-2, S. 81-97 |
Veröffentlichung: | London: Taylor & Francis, 2007 |
Medientyp: | academicJournal |
Umfang: | print, 1 p.1/4 |
ISSN: | 0020-7217 (print) |
Schlagwort: |
|
Sonstiges: |
|