On the design of LPM address generators using multiple LUT cascades on FPGAs
In: Reconfigurable hardware systemsInternational journal of electronics 94(5):451-467; Jg. 94 (2007) 5, S. 451-467
Konferenz
- print, 1/4 p
Zugriff:
We propose the multiple LUT cascade as a way to configure an n-input longest prefix match (LPM) address generator commonly used in routers to determine the output port given an address. The LPM address generator accepts n-bit addresses which it matches against k stored prefixes. We implement our design on a Xilinx Spartan-3 FPGA for n = 32 and k = 504 ∼ 511. Also, we compare our design to a Xilinx proprietary ternary content-addressable memory (TCAM) design and to another design we propose as a likely solution to this problem. Our best multiple LUT cascade implementation has 5.17 times more throughput, 40.71 times more throughput/area and is 2.97 times more efficient in terms of area-delay product than Xilinx's proprietary design, but its area is only 15% of Xilinx's design. Furthermore, we derive a method to determine the optimum configuration of the multiple LUT cascade on an FPGA.
Titel: |
On the design of LPM address generators using multiple LUT cascades on FPGAs
|
---|---|
Autor/in / Beteiligte Person: | QIN, H ; SASAO, T ; BUTLER, J. T |
Link: | |
Quelle: | Reconfigurable hardware systemsInternational journal of electronics 94(5):451-467; Jg. 94 (2007) 5, S. 451-467 |
Veröffentlichung: | London: Taylor & Francis, 2007 |
Medientyp: | Konferenz |
Umfang: | print, 1/4 p |
ISSN: | 0020-7217 (print) |
Schlagwort: |
|
Sonstiges: |
|