Gain-Enhancement Techniques for CMOS Folded Cascode LNAs at Low-Voltage Operations
In: IEEE transactions on microwave theory and techniques, Jg. 56 (2008), Heft 8, S. 1807-1816
Online
academicJournal
- print, 14 ref
Zugriff:
-In this paper, gain-enhancement techniques suitable for folded cascode low-noise amplifiers (LNAs) at low-voltage operations are presented. By employing a forward bias and a capacitive divider at the body of the MOSFETs, the LNA circuit can operate at a reduced supply voltage while maintaining an enhanced gain due to suppression of the negative impact of the body transconductance. In addition, a Gm-boosting stage is introduced to further increase the LNA gain at the cost of circuit linearity. Using a standard 0.18-μm CMOS process, two folded cascode LNAs are demonstrated at the 5-GHz band based on the proposed topologies. Consuming a dc power of 1.08 mW from a 0.6-V supply voltage, the LNA with the forward-body-bias technique demonstrates a gain of 10.0 dB and a noise figure of 3.37 dB. The measured Pin-1dB and IIP3are -18 and -8.6 dBm, respectively. For the LNA with a Gm-boosting feedback, a remarkable gain of 14.1 dB gain is achieved with a dc power of 1.68 mW.
Titel: |
Gain-Enhancement Techniques for CMOS Folded Cascode LNAs at Low-Voltage Operations
|
---|---|
Autor/in / Beteiligte Person: | HSIEH, Hsieh-Hung ; WANG, Jih-Hsin ; LU, Liang-Hung |
Link: | |
Zeitschrift: | IEEE transactions on microwave theory and techniques, Jg. 56 (2008), Heft 8, S. 1807-1816 |
Veröffentlichung: | New York, NY: Institute of Electrical and Electronics Engineers, 2008 |
Medientyp: | academicJournal |
Umfang: | print, 14 ref |
ISSN: | 0018-9480 (print) |
Schlagwort: |
|
Sonstiges: |
|