A study of gateless OTP cell using a 45 nm CMOS compatible process
In: Solid-state electronics, Jg. 53 (2009), Heft 10, S. 1092-1098
academicJournal
- print, 28 ref
Zugriff:
This work proposes a new gateless one-time programmable (OTP) cell. This gateless OTP cell has a parasitic oxide-nitride-oxide (ONO) structure as the storage node and is successfully demonstrated in a 45 nm CMOS logic process. This gateless OTP cell, formed in a pure logic process and decoupled from gate oxide, is highly stable with a five orders of on/off current window. It also exhibits superior program performance, with an operating voltage of only 5 V and at a programming current of no more than 10 μA. Unlike breakdown-based anti-fuses, electron trapping of the gateless OTP cell demonstrates repeatability for testing. The gateless OTP can be UV-erased and is stable over 10 P/E cycles. An electrical erase mechanism with limited performance is also characterized and discussed. This new nitride gateless anti-fuse cell is a very promising logic OTP solution that provides fully compatibility to CMOS process below the 90 nm node.
Titel: |
A study of gateless OTP cell using a 45 nm CMOS compatible process
|
---|---|
Autor/in / Beteiligte Person: | TSAI, Yi-Hung ; LIN, Kai-Chun ; CHIU, Hsin-Yi ; SHIH, Hung-Sheng ; KING, Ya-Chin ; CHRONG JUNG, LIN |
Link: | |
Zeitschrift: | Solid-state electronics, Jg. 53 (2009), Heft 10, S. 1092-1098 |
Veröffentlichung: | Kidlington: Elsevier, 2009 |
Medientyp: | academicJournal |
Umfang: | print, 28 ref |
ISSN: | 0038-1101 (print) |
Schlagwort: |
|
Sonstiges: |
|