Lightweighted Shallow CTS Techniques for Checking Clock Tree Synthesizable Paths in RTL Design Time
In: 19th International SoC Design Conference (ISOCC); (2022-10-19) S. 394-395
Konferenz
Zugriff:
Titel: |
Lightweighted Shallow CTS Techniques for Checking Clock Tree Synthesizable Paths in RTL Design Time
|
---|---|
Autor/in / Beteiligte Person: | Kwon, Nayoung ; Park, Daejin |
Quelle: | 19th International SoC Design Conference (ISOCC); (2022-10-19) S. 394-395 |
Veröffentlichung: | 2022 |
Medientyp: | Konferenz |
ISBN: | 978-1-6654-5971-6 (print) |
DOI: | 10.1109/ISOCC56007.2022.10031461 |
Sonstiges: |
|