Low power aware pulse triggered flip flops using modified clock gating approaches
In: World Journal of Engineering, Jg. 15 (2018-12-03), Heft 6, S. 792-803
Online
academicJournal
Zugriff:
Titel: |
Low power aware pulse triggered flip flops using modified clock gating approaches
|
---|---|
Autor/in / Beteiligte Person: | Jyothula, Sudhakar |
Link: | |
Zeitschrift: | World Journal of Engineering, Jg. 15 (2018-12-03), Heft 6, S. 792-803 |
Veröffentlichung: | 2018 |
Medientyp: | academicJournal |
ISSN: | 1708-5284 (print) |
DOI: | 10.1108/WJE-09-2017-0309 |
Sonstiges: |
|