Einzeltreffer — DigiBib

When a buffer is formed by using transistors having large element characteristic variations, the deviation of the timing between the input clock pulse and the reset pulse is likely to occur. When the deviation of the timing becomes larger, a malfunction is caused to occur, and an operation margin becomes smaller with respect to the variations of the element characteristics. In a timing generation circuit, which is formed on an insulating substrate and which has two TFFs (12, 13), for generating a dot clock DCK and a horizontal clock HCK whose frequencies are different in synchronization with a master clock MCK which is input external to the substrate, separate reset pulses drst and hrst are generated at a pulse generation circuit 15 with respect to the two TFFs (12, 13), and a resetting operation is performed at separate timings. Thus, a large operation margin can be ensured even when each circuit is formed by using TFTs having large element characteristic variations and a rough process rule.

Titel:	Logic circuit, timing generation circuit, display device, and portable terminal
Autor/in / Beteiligte Person:	Kida, Yoshitoshi ; Nakajima, Yoshiharu ; Maekawa, Toshikazu
Link:	View record in USPTO Patent Grants (Volltext)
Veröffentlichung:	2008
Medientyp:	Patent
Sonstiges:	Nachgewiesen in: USPTO Patent Grants Sprachen: English Patent Number: 7,368,945 Publication Date: May 06, 2008 Appl. No: 11/441879 Application Filed: May 26, 2006 Assignees: Sony Corporation (Tokyo, JP) Claim: 1. A logic circuit comprising: a plurality of cascade-connected flip-flops, for generating a plurality of pulse signals whose frequencies are different, in synchronization with a clock signal which is input from external to the logic circuit; and a reset circuit that resets one or more of said flip-flops independently from remaining ones of said flip-flops, wherein said logic circuit is formed on or over an insulating substrate, and wherein a level-shift circuit is formed on said insulating substrate, and level-shifts the clock signal prior to the clock signal being input to the reset circuit. Claim: 2. The logic circuit according to claim 1 , wherein said reset circuit takes the clock signal as an input, and generates separate reset signals at least partially based on the timing of the clock signal. Claim: 3. The logic circuit according to claim 1 , wherein there are at least three flip-flops cascade-connected. Claim: 4. A timing generation circuit comprising: a plurality of cascade-connected flip-flops, for generating a plurality of pulse signals whose frequencies are different, in synchronization with a clock signal; and a reset circuit that resets one or more of said flip-flops independently from remaining ones of said flip-flops, wherein said timing generation circuit is formed on or over an insulating substrate, and wherein a level-shift circuit is formed on said insulating substrate, and level-shifts the clock signal prior to the clock signal being input to the reset circuit. Claim: 5. The timing generation circuit according to claim 2 , wherein said reset circuit takes the clock signal as an input, and generates separate reset signals at least partially based on the timing of the clock signal. Claim: 6. The timing generation circuit according to claim 2 , wherein there are at least three flip-flops cascade-connected. Claim: 7. A timing circuit comprising: a plurality of flip-flops, for generating a plurality of pulse signals whose frequencies are different, in synchronization with a clock signal; and a reset circuit that takes said clock signal as an input, and which independently resets each of said flip-flops, at different timings, at least partially based upon the timing of said clock signal, wherein said timing circuit is formed on or over an insulating substrate, and wherein a level-shift circuit is formed on said insulating substrate, and level-shifts the clock signal prior to the clock signal being input to the reset circuit. Claim: 8. The timing generation circuit according to claim 7 , wherein there are at least three flip-flops cascade-connected. Current U.S. Class: 326/46 Patent References Cited: 5097147 March 1992 Stuebing et al. ; 6160533 December 2000 Tamai et al. ; 6914956 July 2005 Kawasaki et al. ; 2001/0043086 November 2001 Idei et al. ; 62-003574 January 1982 ; 61-260770 November 1986 ; 63-85599 April 1988 ; 01-189284 July 1989 ; 4-195192 July 1992 ; 04-195192 July 1992 ; 07-092934 April 1995 ; 2001-100712 April 2001 ; 2001-265289 September 2001 ; 2002-116424 April 2002 ; 2002-246902 August 2002 Primary Examiner: Chang, Daniel Attorney, Agent or Firm: Depke, Robert J. ; Rockey, Depke & Lyons, LLC.

Klicken Sie ein Format an und speichern Sie dann die Daten oder geben Sie eine Empfänger-Adresse ein und lassen Sie sich per Email zusenden.

BibTeX Citavi, JabRef, u.a.
(Literaturverwaltung)

PDF kein Volltext!
(Merkzettel, Notizen)

RIS Endnote, Citavi u.a.
(Literaturverwaltung)

MODS
(XML zur Weiterverarbeitung)

oder

Wählen Sie das für Sie passende Zitationsformat und kopieren Sie es dann in die Zwischenablage, lassen es sich per Mail zusenden oder speichern es als PDF-Datei.

Gewünschter Zitations-Stil:

oder

Bitte prüfen Sie, ob die Zitation formal korrekt ist, bevor Sie sie in einer Arbeit verwenden. Benutzen Sie gegebenenfalls den "Exportieren"-Dialog, wenn Sie ein Literaturverwaltungsprogramm verwenden und die Zitat-Angaben selbst formatieren wollen.

Logic circuit, timing generation circuit, display device, and portable terminal